Write a verilog code to implement a modulo 10 up-counter with reset functionality and verify it with timing diagram in Quartus.
(give me the code and screenshot of the timing diagram and also Brief explanation of how your timing diagram manifests desired result.)